(FPGAs) are digital devices that implement logic circuits required by users in the field. Because of their short turnaround time, low manufacturing cost, and field programmability, interest in system prototyping and reconfiguration using FPGAs has steadily increased. There are many different FPGA architectures, driven by different programming technologies. The type we consider here is SRAM-based, or lookup table, FPGAs, which users can reprogram any number of times.
FPGA testing, like the testing of conventional digital integrated circuits, is indispensable to ensuring proper operation. Testing can be applied to either unprogrammed or programmed FPGAs. Here, we focus on unprogrammed FPGAs, for which a number of researchers have proposed testing methodologies. [1] [2] [3] [4] FPGA fault diagnosis is also an important problem. Like testing, fault diagnosis also applies to either unprogrammed or programmed FPGAs. Fault diagnosis for unprogrammed FPGAs 5 is particularly important. If engineers can identify and isolate a faulty part in an FPGA prior to programming it, they can implement a required logic function using only fault-free parts.
In this article, we introduce a universal fault diagnosis approach for unprogrammed FPGAs. Based on a test procedure for configurable logic blocks (CLBs) developed by Michinishi et al., 4 our procedure's diagnostic resolution is one CLB; that is, it can locate a fault to just one CLB. The procedure's complexity-the time required to perform a universal fault diagnosis-for a sequentially loadable FPGA 2 is O(N 2 n log n), which depends on the FPGA's array size. N is the FPGA's array size, and n is the size of the lookup table.
If we can make universal diagnosis complexity independent of array size, we can reduce complexity considerably. To that end, we propose a class of FPGAs with a universal fault diagnosis procedure whose complexity is independent of array size. We call these C-diagnosable FPGAs. We will present another universal fault diagnosis procedure whose complexity is independent of array size N, and we will show its application to block-sliced, sequentially loadable FPGAs. Figure 1 illustrates the FPGA architecture we consider in this article. The FPGA consists of an N × N array of programmable CLBs, programmable I/O blocks, and a programmable interconnect structure. On each side of the FPGA are tN I/O blocks; in other words, the FPGA contains 4tN I/O blocks.
FPGA architecture
Each CLB consists of one lookup 
Universal fault diagnosis
First, we introduce a procedure that locates a fault in any faulty programmed FPGA corresponding to an unprogrammed FPGA. That is, it locates a fault in any faulty configuration implemented on the FPGA.
Fault model. Our approach applies to stuck-at, incorrectaccess, nonaccess, and multiple-access faults of lookup tables in CLBs, and functional faults of multiplexers and D flip-flops in CLBs. 6 We assume that several of these faults may occur in a CLB simultaneously and that the number of CLBs including these faults in an FPGA is at most one.
Universal test procedure. We denote the procedure 4 for testing CLBs in SL-FPGAs as TP CLB . We perform this procedure by repeatedly implementing a configuration and alternately applying an input sequence to the configuration. That is, we represent TP CLB by a sequence of pairs consisting of a configuration and an input sequence applied to the configuration as follows:
where C i is the ith configuration, S i is the input sequence applied to C i , and k is the number of input lines of a lookup table. Tables 1 and 2 list the configurations and input sequences in TP CLB . This test procedure can detect any fault defined in our fault model.
By applying TP CLB to each CLB in an FPGA implemented with a connection between the CLB and I/O blocks, we can identify faulty CLBs. However, this will consume much time. If we can configure connections so that we can apply the test procedure to all the CLBs simultaneously, we can locate the faulty ones immediately. However, the number of CLBs in an FPGA is N 2 = N × N, whereas the number of I/O blocks in an FPGA is O(N) = 4tN. Hence, if array size N becomes large, it will be impossible to configure such connections.
Universal fault diagnosis procedure. Let's assume input sequence S i at configuration C i in TP CLB . Let R i be the output sequence obtained by applying S i to a fault-free CLB that implements C i . Earlier work 4 has shown that R i can be used as a certain bit sequence of S i for other CLBs implementing the same configuration C i . Therefore, if the output line of a CLB is connected with the appropriate input line of anoth- . er CLB, we can simultaneously test multiple CLBs with a small number of I/O blocks. Figure 2 shows an example of such testing. Based on this idea, we previously presented a test procedure that connected several CLBs in a cascade to test all the CLBs in an FPGA concurrently. However, our diagnostic resolution goal is one CLB. As long as we observe output responses from several CLBs via a single primary output implemented by an I/O block, as in Figure 2 , we cannot see which CLB is faulty. Hence, to identify just one faulty CLB by means of a limited number of I/O blocks, we must apply the test procedure several times as the configurations in the interconnect structure change. Now, let's consider the number of test procedures required to locate a faulty CLB. Suppose that N O primary outputs can be implemented at each configuration in the underlying test procedure. Then, the average number d of CLBs connected to a primary output-that is, the first test procedure's diagnostic resolution (the number of candidates for faulty CLBs)-is Note that a cascade consisting of N CLBs is implemented on each row at step 1 (or on each column at step 2). 
Input sequence S i
Input lines x k−1 … x 1 x 0 Input line c . In DP 1 , steps 1 and 2 identify the row and column respectively that include a faulty CLB with N primary outputs. As a result, DP 1 can identify just one CLB. This universal diagnosis procedure is preset; that is, we execute step 2 irrespective of step 1's result.
Universal fault diagnosis complexity. We refer to the time required to perform a universal diagnosis procedure for an FPGA as the FPGA's universal diagnosis complexity. As an example, let's assume the following universal diagnosis procedure for an FPGA G:
Let c(i) be the number of CMCs loaded to implement ith configuration C i . Let s(i) be the length of input sequence S i for C i .
The time required to implement all the configurations in DP for G is where t c is the time required to load one bit of a program into a CMC in G. The time required to apply all the input sequences in DP for G is where t s is the clock cycle time of a configuration implemented in G.
Thus, the universal diagnosis complexity of DP for G is
Now, let's consider DP's universal diagnosis complexity for SL-FPGAs. When we change from one configuration to another on an SL-FPGA, we must load all the program bits. Hence, the time required to implement the configuration for DP for an SL-FPGA is c(i) = N m for all i, where N m is the total number of CMCs in G. As Equation 1 showed, the number of configurations in DP is n c = 2(2k + 4) = O(log n)
where k is the number of input lines of a lookup n), where n = 2 k . Hence, the time required to implement all the configurations in DP 1 is
Recall the configurations in test procedure TP CLB ( Table  1 ). Note that each of the configurations C 2k+1 , C 2k+2 , and C 2k+4 implements a path including a D flip-flop. Accordingly, each CLB cascade at the corresponding configurations in DP 1 includes a shift register composed of N D flip-flops. Consequently, we can observe the output response for an input pattern N clock cycles later after applying the input pattern. From Table 1, the length s(i) of S i applied to C i in DP 1 is Thus, the total time required to apply the input sequences in DP 1 is
From Equations 4 and 5, the complexity of DP 1 for SLFPGAs is
This equation shows that the universal diagnosis complexity of DP 1 for SL-FPGAs depends on the FPGA's array size N. Making universal diagnosis complexity independent of array size would considerably reduce complexity. Next, we present another universal diagnosis procedure and a class of . FPGAs, called C-diagnosable FPGAs, for which universal diagnosis complexity is independent of array size.
C-diagnosable FPGAs
Since an FPGA consists of an array of CLBs, we can consider it an iterative system. C-testable 7 is a term that describes an important class of testable iterative systems. An earlier work 2 extended the concept of C-testability for general LSI circuits to FPGAs. Here, we further extend the concept to FPGA fault diagnosis.
We define an FPGA as C-diagnosable if there exists a universal fault diagnosis procedure whose complexity is independent of the FPGA's array size. As we saw in Equation 6 , the universal diagnosis complexity of DP 1 depends on the array size, and hence with DP 1 an FPGA is not C-diagnosable. As shown by Equation 2, a universal diagnosis procedure's complexity is the sum of the total configuration implementation time and the total input sequence application time. From Equations 4 and 5, we see that both implementation time and application time of DP 1 for SL-FPGAs depend on array size. Here, we describe methods for making both times independent of array size.
First, let's consider the application time of input sequences in DP 1 . As mentioned earlier, there are configurations that implement shift registers in DP 1 , and the application time for such configurations depends on array size. A CLB lookup table can implement any k-input logic function. Therefore, we connect the output lines of multiple CLBs to the input lines of another CLB that implements an exclusive-OR (XOR). Then we can observe the multiple CLBs' output responses from the XOR's output without cascades of D flip-flops.
Thus, by modifying part of the configurations in DP 1 , we obtain another universal diagnosis procedure, DP C . Figure  4 illustrates the modification. We substitute the following two configurations for configuration C i in DP 1 for i = 2k + 1, 2k + 2, 2k + 4, 4k + 5, 4k + 6, 4k + 8. , N) ), connects to an I/O block.
2) C i ′′: By exchanging the even CLBs for the odd ones, we implement these configurations the same way as we implement C i ′. DP C partitions CLBs into two groups: N/2 CLBs that are diagnosed and N/2 CLBs that configure N/2-input XORs to compress the output sequences from diagnosed FPGAs. DP C exchanges these groups' roles by means of the doubled configurations. As a result, configurations in DP C include no cascades of D flip-flops; accordingly, we can observe the output responses just one cycle later after applying the corresponding input pattern.
Consequently, although the number of configurations increases, the application time becomes independent of array size N. After substituting 2(6 × 2) and 2(4 × 4) for (2N + 10) and (4N + 12) in Equation 5, the total time required to apply the input sequences in DP C is T SL S (DP C ) = (4kn + 24 + 8 + 32)t s = O(n log n)
which is independent of N. Next, let's consider the configuration time of this universal fault diagnosis procedure. At the 12 substituted configurations just described, we implement a configuration to be diagnosed and an XOR alternately in each row or in each column. Hence, if we regard 2 × 2 CLBs-CLB(l, m), CLB(l, m + 1), CLB(l + 1, m), CLB(l + 1, m + 1) for l, m = 1, 3, 5, …-as one block, we implement an iterative system at any of the substituted configurations. Also, each CLB implements the same logic function at any other configuration in DP C . Therefore, we can see that DP C always implements iterative systems in which each logic block consists of 2 × 2 CLBs. To this diagnosis procedure, we can adapt the programming scheme called block-sliced loading. 2 An FPGA with blocksliced loading can load the same program into each block concurrently.
Let t b be the time required to load the same program bit into the corresponding CMC in each block. The number of CMCs in a block is N b = 2 2 O(n) = O(n) , where n is the size of a lookup table. On the other hand, as mentioned earlier, when we derive DP C from DP 1 , we double six configurations in DP 1 . Hence, from Equation 3, the number of configurations in DP C is n c = 2(2k + 4) + 6 = O(log n). Therefore, the 
Note that the application time of input sequences does not depend on the programming scheme. Therefore, from Equations 7 and 8, the universal fault diagnosis complexity of DP C for block-sliced SL-FPGAs is T BSSL (DP C ) = O(n log n). Thus, we can obtain C-diagnosable FPGAs.
WE HAVE INTRODUCED two important concepts: universal and C-diagnosable. Since our proposed fault diagnosis procedure is universal-independent of the logic functions to be realized-we need not provide a different diagnosis procedure for each logic function. Further, our proposed FPGA is C-diagnosable-the time required to diagnose the FPGA is independent of its array size. This means that diagnosis complexity does not increase even if FPGA array size becomes large. Therefore, our approach can be applied to large and complex FPGA systems. Although this article considered only faults in CLBs, diagnosis should also address faults in other components (interconnect structure, I/O blocks). In future work, we plan to investigate diagnosis procedures for all FPGA faults.
